



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/082,581	05/21/1998	KENJI NAGASE	980673	2888	
38834 75	7590 07/07/2004		EXAMINER		
WESTERMAN, HATTORI, DANIELS & ADRIAN, LLP 1250 CONNECTICUT AVENUE, NW SUITE 700			WHIPKEY,	WHIPKEY, JASON T	
			ART UNIT	PAPER NUMBER	
WASHINGTON, DC 20036			2612	-96	
			DATE MAILED: 07/07/2004	; QP	

Please find below and/or attached an Office communication concerning this application or proceeding.

•	·					
		Application No.	Applicant(s)			
Office Action Summary		09/082,581	NAGASE, KENJI			
		Examiner	Art Unit			
		Jason T. Whipkey	2612			
Period f	The MAILING DATE of this communication ap or Reply	pears on the cover sheet with	h the correspondence address			
THE - External control	HORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. ensions of time may be available under the provisions of 37 CFR 1. er SIX (6) MONTHS from the mailing date of this communication. he period for reply specified above is less than thirty (30) days, a reploperiod for reply is specified above, the maximum statutory period ure to reply within the set or extended period for reply will, by statute or reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply within the statutory minimum of thirty will apply and will expire SIX (6) MONT te, cause the application to become ABA	ply be timely filed  (30) days will be considered timely.  HS from the mailing date of this communication.  NDONED (35 U.S.C. § 133).			
Status						
1)[	Responsive to communication(s) filed on 15 A	April 2004.				
2a) <u></u> □	This action is <b>FINAL</b> . 2b) This action is non-final.					
3)[	<u> </u>					
	closed in accordance with the practice under	Ex parte Quayle, 1935 C.D.	11, 453 O.G. 213.			
Disposit	tion of Claims					
4)🖂	Claim(s) <u>1-8</u> is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.					
5)⊠	Claim(s) <u>5,7 and 8</u> is/are allowed.					
6)⊠	Claim(s) <u>1-3 and 6</u> is/are rejected.  Claim(s) <u>4</u> is/are objected to.					
7)🛛						
8)[	Claim(s) are subject to restriction and/o	or election requirement.				
Applicat	tion Papers					
9)[	The specification is objected to by the Examina	er.				
10)⊠	The drawing(s) filed on 17 October 2003 is/are	e: a)⊠ accepted or b)□ ob	jected to by the Examiner.			
	Applicant may not request that any objection to the		•			
	Replacement drawing sheet(s) including the correct					
11)	The oath or declaration is objected to by the E	xaminer. Note the attached	Office Action or form PTO-152.			
<b>Priority</b>	under 35 U.S.C. § 119					
	Acknowledgment is made of a claim for foreign   All b   Some * c   None of:  1. Certified copies of the priority documen 2. Certified copies of the priority documen 3. Copies of the certified copies of the priority documen	ts have been received. ts have been received in Ap prity documents have been r	plication No			
* 9	application from the International Burea See the attached detailed Office action for a list	• • • • • • • • • • • • • • • • • • • •	ossivad			
`	dee the attached detailed Office action for a list	t of the certified copies not re	eceivea.			
Attachmer	• •	_				
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)		mmary (PTO-413)			
2)     Notio 3)   Infor	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08	) 5) 🔲 Notice of Info	/Mail Date ormal Patent Application (PTO-152)			
	er No(s)/Mail Date	6) Other:				

Art Unit: 2612

#### **DETAILED ACTION**

Page 2

## Response to Arguments

- 1. Applicant's arguments with respect to claim 1 have been considered but are moot in view of the new ground of rejection.
- 2. Applicant's arguments, see pages 10-11, filed April 15, 2004, with respect to the rejection of claim 6 under 35 U.S.C. § 103(a) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground of rejection is made in view of Sawanobori in view of Ibori and further in view of Takeda.

# Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Josephson (U.S. Patent No. 4,608,625) in view of Ibori (U.S. Patent No. 5,465,202).

Art Unit: 2612

Regarding claim 1, Josephson discloses a power supply circuit, shown in Figure 1, with a first circuit for producing a positive polarity voltage at +12 V and +5 V output terminals, shown on the right side of the figure. This first circuit consists of rectifier 48, which includes capacitors 62 and 66 (column 4, lines 41-50), and a chopper circuit, which consists of electrical switch means 44 and transistor switch 24. Switch 24 turns on and off repeatedly to create a "chopped" output from transformer 22 (column 3, lines 44-52, and column 4, lines 13-27).

A second circuit, consisting of rectifier 16, diode 110, and capacitors 114 and 118, produces a negative polarity voltage of -12 V at an output terminal, shown on the right side of Figure 1. Ground terminal GND, also shown on the right side of Figure 1, provides a reference for the positive and negative terminals.

Josephson is silent with regard to including means for short-circuiting the positive and negative terminals upon loss of source power.

Ibori discloses an electric discharge apparatus. As shown in Figure 3, semiconductor switching element 3 short-circuits positive line P and negative line N upon application of a signal from on-off control circuit 12 ("a power-off signal supplied by [a] control circuit"). On-off control circuit 12 receives signal b from input power detecting circuit 13, which detects the off state of the system's power source.

As stated in column 1, lines 18-19, an advantage to short-circuiting the positive and negative lines upon loss of power is that electrical shock by residual voltage may be prevented. For this reason, it would have been obvious at the time of invention to have Josephson's system short-circuit the positive and negative terminals upon loss of the power supply.

Regarding claims 2 and 3, transistor 11 in Ibori is a switching element, and resistor 10 is a current-limiting element. Both are located between the positive and negative terminals.

Art Unit: 2612

5. Claim 6 is rejected under 35 U.S.C. § 103(a) as being unpatentable over Sawanobori in view of Ibori and further in view of Takeda (U.S. Patent No. 5,475,500).

Sawanobori shows that CCD 15 uses a power supply 15 consisting of a 15V line and a - 9V line (Drawing 1). When power is lost on -9V line S3, discharge circuit 18 discharges the line to prevent "deterioration or destruction of the image pickup element due to application of a negative voltage" (constitution, lines 15-21). Therefore, the significant teachings provided by Sawanobori are: (a) that CCDs may require power supplies outputting separate positive and negative voltages, and (b) that a discharge circuit may prevent deterioration of or destruction to a CCD.

Sawanobori is silent with regard to including means for short-circuiting the positive and negative terminals upon loss of source power.

Ibori discloses an electric discharge apparatus. As shown in Figure 3, semiconductor switching element 3 short-circuits positive line P and negative line N upon application of a signal from on-off control circuit 12. On-off control circuit 12 receives signal b from input power detecting circuit 13, which detects the off state of the system's power source.

As stated in column 1, lines 18-19, an advantage to short-circuiting the positive and negative lines upon loss of power is that electrical shock by residual voltage may be prevented. For this reason, it would have been obvious at the time of invention to have Sawanobori's system short-circuit the positive and negative terminals upon loss of the power supply.

Ibori is silent with regard to including a microcomputer and using it to produce the power-off signal.

Takeda discloses an imaging device controlled by microcomputer 16. As shown in the flowchart of Figure 7B, when microcomputer 16 detects a power off command (column 7, lines

Art Unit: 2612

58-65), it initiates a shutdown procedure for power supply parts 2a, 4, and 5 (column 8, lines 28-

41). An advantage to using a microcomputer to produce a power-off signal is that the circuitry

used to control the signal may be reused during other operations, thus simplifying the hardware

design. For this reason, it would have been obvious at the time of invention to have Ibori

perform shutdown control using a microcomputer.

Allowable Subject Matter

6. Claim 4 is objected to as being dependent upon a rejected base claim, but would be

allowable if rewritten in independent form including all of the limitations of the base claim and

any intervening claims.

No prior art could be located that teaches or fairly suggests the power supply circuit

described, particularly one with a first output terminal connected to a chopper circuit and a

second output terminal connected to a fly-back circuit, wherein the second terminal has no

connection to the chopper circuit.

7. Claims 5, 7, and 8 are allowed.

Regarding each of these claims, no prior art could be located that teaches or fairly suggests the

power supply circuit described, particularly one with a first output terminal connected to a

chopper circuit and a second output terminal connected to a fly-back circuit, wherein the second

terminal has no connection to the chopper circuit.

Art Unit: 2612

### Conclusion

8. This action is non-final because a new ground of rejection has been applied to claim 6, which was not amended in Applicant's most recent communication.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jason T. Whipkey, whose telephone number is (703) 305-1819. The examiner can normally be reached Monday through Friday from 8:30 A.M. to 6:00 P.M. eastern daylight time, alternating Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wendy R. Garber, can be reached on (703) 305-4929. The fax phone number for the organization where this application is assigned is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JTW JTW June 21, 2004

WENDY R. GARBER
WENDY R. GARBER
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600

Page 6